Abstract-This paper describes an alternative sinusoidal current driver suitable for bioimpedance applications where high frequency operation is required. The circuit is based on a transconductor and provides current outputs with low phase error for frequencies around its pole frequency. This extends the upper frequency operational limit of the current driver. Multifrequency currents can be generated where each individual frequency is phase corrected. Analysis of the circuit is presented together with simulation and experimental results which demonstrate the proof of concept for both single and dual frequency current drivers. Measurements on a discrete test version of the circuit demonstrate a phase reduction from 25 to 4 at 3 MHz for 2 mAp-p output current. The output impedance of the current driver is essentially constant at about 1.1 M over a frequency range of 100 kHz to 5 MHz due to the introduction of the phase compensation. The compensation provides a bandwidth increase of a factor of about six for a residual phase delay of 4 .
The upper frequency limitations in current driver performance are the phase delay of the output current and to a lesser extent the driver output impedance. Excessive phase delay can be a problem in accurate bioimpedance measurements, due to its use in synchronous/phase-sensitive demodulation/detection [7] . The Howland current driver circuit is in common use [8] [9] [10] [11] [12] [13] . Ideally its output impedance is infinite, but in practice it depends on the specification of the opamps used and the degree of matching of the resistors in the positive and negative feedback paths [8] . It is well adapted to discrete designs, where the set of very accurate resistors required are readily available. Generalized impedance converter (GIC) circuits to minimize the effects of stray capacitance are often used to boost the output impedance of the Howland current driver and achieve wideband operation [9] , [12] . In some applications, especially those employing active electrodes (requiring the electronics to be encapsulated within the electrode shell [6] , [14] ), it is an advantage to miniaturize the current drivers by employing integrated circuit designs [15] . A current driver topology suitable for integration has been described in [16] . It can provide the high output impedance required and high frequency operation, but its accuracy relies on an on-chip reference (sense) resistor which would need to be corrected by some means for high accuracy. An improved integrated circuit current driver based on [16] has been presented recently in [17] . It was implemented in a 0.6 m high voltage CMOS technology. The upper frequency of operation of this circuit is limited by the phase delay present at high frequencies. A summary of available current drivers is detailed in [17] .
The circuit proposed in this paper is a design based on a linear feedback circuit as in [16] but significantly reduces the output phase delay at high frequencies, allowing increased operational bandwidth for a given technology. In addition, the accuracy of the output current need no longer rely on the absolute value of a sense resistor, but can depend instead on the quality of matching of resistors on chip which is superior. The aim of this paper is to demonstrate the proof of concept of the proposed circuit.
The paper is organized as follows. A description of the principle and performance of the proposed current driver is presented in Section II. This is followed in Section III by details of the phase compensation circuit and then experimental results in Section IV. In Section V a dual frequency example with experimental results is presented. Finally, discussion and conclusion follow respectively in Sections VI and VII. is a voltage amplifier and a transconductor, the output resistance of the load resistor and the sense resistor. and are parasitic capacitances and is the capacitance associated with the load.
II. BASIC CURRENT DRIVER

A. Linear Feedback Circuit
The principle used in the linear feedback current driver in [16] forms the basis of the alternative current driver. Fig. 1 shows the linear current driver circuit. In summary the drive current is (1) where is a voltage amplifier and a transconductor, the output resistance of including the load and the sense impedance. The amplifier-transconductor AG has two poles one of which is dominant (low frequency). There are added poles associated with the capacitances shown in Fig. 1 . By suitable choice of the pole frequency of due to stray capacitance can be made sufficiently high that at operational frequencies can be approximated to the resistance . The stray capacitance associated with must also be small to avoid significant extra phase delay in the loop gain. These limits can be achieved in the topology used in integrated circuits [17] where stray capacitances are typically below 1 pF. The capacitance in the load impedance may have large values (nF), but provided the influence of variations on the loop gain is small. The loop gain is then mainly influenced by the poles in AG. Equation (1) can be simplified to
For and . AG normally has two poles one of which is dominant to ensure stability. As frequencies approach their upper limit the output current phase delay increases depending on the designated phase margin. For example, in a typical second order circuit with feedback, when using a phase margin of 45 at a frequency of about 1/12 of the closed-loop bandwidth, the phase delay between input and output is 4 [18] .
The load contributes an added inaccuracy in (2) which can be expressed as an output impedance where
If and (4) In (4) due to the low frequency dominant pole in the two pole loop gain , the output impedance at high frequencies is not resistive but approximately a capacitance where (5) can be in the order of 2-10 pF and is in addition to any added stray capacitances. Fig. 2 shows an alternative circuit based on a voltage driver in [19] but designed to provide a current drive rather than voltage drive by using a sense resistor to monitor the current. The feedback principle is similar to the linear circuit of Fig. 1 and similar equations apply, but it has the advantage that the dominant pole required for stability does not affect its high frequency performance, although its transient response will be longer. The amplitude of the ac voltage across is converted to a dc voltage by some form of rectification which can be a rectifier, peak detector, linear multiplier or a switching multiplier, 1 followed by a low pass filter (ac-dc). To introduce phase compensation and for a multiple frequency generator (considered in Section V) only the latter two types of multiplier in Fig. 2 ) can be used. The multiplying function requires inputs at the desired frequency of operation. The resulting (dc) voltage is compared to the dc control voltage and amplified by . The output of amplifier is connected to input 1 of multiplier . Input 2 is a sinewave at the desired operational frequency of . The output of is an ac signal whose amplitude is controlled by the output of . The output of transconductor drives the load and . The steady state ac output of is unaffected by the dominant pole used in the integrator. The dc component of the output of multiplier is respectively for a linear and for a switching multiplier, where is the peak voltage of the input ac signal at terminal 1 of . In the case of the linear multiplier a 2 component must be attenuated to an acceptable level at the lowest expected operational frequency of , otherwise harmonics with frequencies at and 3 will appear at the output of transconductor due to the multiplier . Similar conditions would apply to the switching multiplier, but there are additional higher harmonics to attenuate.
B. Alternative Feedback Current Driver
Unlike the rectifier or peak detector, in the linear or switching multiplier version the accuracy of the conversion of the amplitude of the ac signal to the dc signal (ac-dc) is affected by the phase delay between inputs 1 and 2 of the multiplier . This directly causes an added inaccuracy in . In both types of multiplier, when there is a phase delay between inputs 1 and 2 of , the ac-dc transfer is reduced by a factor . The error in is inversely proportional to and is shown in Fig. 3 . For the higher frequencies the phase delay due to and will be large near their pole frequency. Fig. 3 shows the % error in amplitude due to the phase delay in and . For a 0.25% error a phase delay of is necessary and the highest operational frequency would be restricted to about one tenth of the pole frequency of the transconductor . To ensure accurate ac-dc conversion at high frequencies phase compensation is a necessary requirement.
C. Transient Response and Harmonic Distortion
In Fig. 2 because the transient response of the circuit is relatively slow compared with the high frequencies at the output of the transconductor the stability of the circuit can be considered by use of a conventional linear equivalent shown in Fig. 4 , which is similar to that in Fig. 1 . In Fig. 2 at low frequencies the components and combined with the integrator and can be replaced in Fig. 4 by the integrator ( and ) and transconductor . The linear equivalent circuit is valid provided the transient response operates over more than about 10 cycles of the frequency of . Pole 1 provides the integrator function, pole 2 is caused by the dc (or baseband) amplifier and pole 3 is a relatively high frequency in the transconductor.
is the 0.5 dc attenuation factor due to the multiplier in Fig. 2 . Pole 1 is primarily used to filter out the unwanted frequency component at the output of . The addition of pole 2 can be advantageously used to significantly increase the suppression of the unwanted component at the output of (Fig. 2) . As it has potential to cause feedback instability a balance must be struck between signal suppression and suitable phase margins. is 100 kHz. For one pole feedback there is a 300 kHz harmonic with attenuation of 1/400 and a further 500 kHz harmonic attenuated by 1/322000. The 300 kHz harmonic causes a 400 kHz component at the output of multiplier (Fig. 2 ) and a 500 kHz component at the output of multiplier (Fig. 2) . For two pole feedback the 300 kHz is attenuated by 1/102000, and any 500 kHz component is below the noise in the FFT (fast Fourier transform). This result shows the significant improvement in harmonic distortion possible when using a two pole system. However, in general it extends the transient step response time by a factor of about 3. This factor is essentially independent of the loop gain or dominant pole. In the case of the simulated results shown in Fig. 5 , where the dominant pole is 15.9 Hz and the loop gain is 200 V/V, for a phase margin of 45 the times to settle to within 0.05% of the final value were 414 S and 1200 S for one pole and two poles, respectively. The steady state high frequency performance is not affected. The harmonic distortion is less at higher operating frequencies. showing the harmonics generated using feedback with (a) one pole and (b) two poles.
III. PHASE COMPENSATION
A. Circuit Design
As shown in Fig. 3 the phase delay of and will significantly affect the accuracy of the drive current at higher frequencies when using the multiplier in ac-dc converters. To extend the accuracy of at the higher frequencies its phase delay must be reduced. Fig. 6 shows a circuit which significantly reduces the phase delay of to beyond the pole frequencies of and . In Fig. 6 the upper circuit with and , driven by , is the basic current generator supplying the current into the load as in Fig. 2 . The lower circuit, which is nearly identical to the upper circuit but has multipliers and driven by and zero control voltage, provides delay compensation. The voltage across the sense resistor is applied to input 1 of . The circuit with and senses the amplitude of the out-of-phase component of the voltage across and generates an amplified version of it. The output of transconductor is added to the output of and by feedback (nearly) cancels out the out-of-phase component of the voltage across .
B. Analysis of the Phase Compensation
For efficient compensation and must be well matched. The output current of is then always at 90 to at all frequencies. For tractable analysis it is assumed that amplifiers , linear multipliers , and transconductors are ideal and that there are poles in and . The effect of in the transconductors is ignored. The upper and lower circuits process the sine and cosine signals separately. For the lower circuit assume there is an out-ofphase voltage across due to the current from . That is (6) where is the amplitude of the current from and (7) Considering the out-of-phase feedback loop, let a dc voltage at the input 1 of be . The output current of is (8) where the magnitude response of is (9) and is the dc transconductance. The voltage across as a result of the addition of the currents from and is (10) Equation (10) is the voltage input to terminal 1 of . The output voltage of is (11) The dc component of the output of extracted by the low pass filter ( and in Fig. 6 ) is
Equating to and rearranging
The out-of-phase voltage component in (10) is (14) Combining (13) and (14) the out-of-phase component is modified to (15) If the out-of-phase component is cancelled. Note that and are functions of and the will reduce with frequency.
In (10) there is an added in-phase component (16) Combining (13) and (16) the added in-phase component is
If the in-phase component is cancelled. Since the out-of-phase component has been cancelled and the voltage across is now in phase, the current in will be substantially constant over a wide frequency range provided still applies. Simulation results of the circuit in Fig. 6 are shown in Fig. 7 . The simulation used ideal amplifiers, linear multipliers and transconductors. In each transconductor a pole was inserted using single RC low pass filters. The poles (1.6 MHz) were chosen so that a 2 MHz sinewave without compensation was heavily delayed to better illustrate the operation. Fig. 7(a) shows how the two currents from transconductors and combine in the sense resistor to provide an accurate in-phase current . Fig. 7(b) shows the sinewave input to multipliers and for reference. Fig. 8 demonstrates in simulation the cancellation over a wide frequency range using ideal components but with 1.6 MHz poles added to and . Fig. 8(a) shows how the error in amplitude due to phase delay in the ac-dc transfer is significantly reduced with compensation (the amplitude is 1.2% lower at 5 MHz compared with that at 100 kHz). The phase cancellation is shown in Fig. 8(b) .
C. Effect of Stray Capacitance
The compensating circuit cancels out any potential phase delay in the current flowing through the sense resistor . Fig. 9 shows the equivalent circuit associated with the sense resistor as used in the circuit of Fig. 6 . The effect of , which takes some of the current from can be minimized by suitable choice of . For phase delay test purposes in the discrete measurements . The compensating circuit cancels phase delays both due to the delayed current and the effect of . Their relative values will depend on the circuit topology. In the discrete test circuit described in Section IV 2 the main delay is due to which includes the effect of printed circuit board tracks, interconnections and transconductor outputs. In integrated circuit designs (e.g., [17] ) will be very much lower, and the delays in the transconductors are more significant. The compensating circuit will reduce the delay whether due to and/or transconductors.
IV. EXPERIMENTAL RESULTS
A. Circuit Design
As a proof of concept, discrete test measurements were made using the circuit of Fig. 10 implemented on a two-layer printed circuit board using available components with regulated power supplies of V. The multiplier AD835 has dB bandwidth of 250 MHz. This ensures an accurate multiplication over the desired operating frequency range of the current driver (100 kHz to MHz). The transconductor OPA861 has a dB bandwidth of about 75 MHz with a load resistance of 500 . The associated parasitic capacitances added in the construction of the circuit in Fig. 10 together with the resistive load (1.7 k ) reduced the bandwidth associated with the two transconductors to approximately 5.5 MHz (sufficient for demonstration of phase reduction at MHz). In the low frequency section, the LM741 opamp had a feedback gain of 200 V/V and a pole at approximately 5 kHz. This provided a useful second pole for improved harmonic attenuation (see Section II-C). The and voltage input signals were generated by a TTi TGA12104 waveform generator. The oscilloscope was Agilent MSO-X 2024A. It was connected via a matched 50 cable. A second scope input recorded the signal for reference. The value of the sense resistor included the 50 . All multipliers and amplifiers were trimmed to minimize any dc offsets. Fig. 11 shows oscilloscope traces demonstrating phase reduction of the current in the sense resistor. The phase delay of the current is reduced from 25 to 4 at the operating frequency of 3 MHz. Fig. 12(a) shows the effects of phase compensation on the drive current (measured as peak-peak voltage, Vp-p, across 50 ). The phase reduction at higher frequencies is shown in Fig. 12(b) . While the phase compensation demonstrates reduction at the higher frequencies, the reduction is noticeably less compared with the simulated example in Fig. 8 which uses ideal components. However, from Fig. 12(b) without compensation the 4 phase delay occurs at below 500 kHz (which will cause an amplitude error due to ac-dc conversion of about 0.25%) while with compensation a 4 phase error occurs at 3 MHz, representing an increase in bandwidth of a factor of about 6. Fig. 13 shows the peak drive current in versus the applied control voltage measured at a frequency of 100 kHz. The slope should be . The estimated error due to the feedback gain and phase delay is 0.5%. The 6% error shown is attributed to errors in the ac-dc transfer linear multiplier . The phase of the current changes with the polarity of . The output impedance from (4) applies, but there is no dominant pole involved. For a loop gain AGR of 200 V/V and a measured transconductor (AD861) output resistance in the region of 20 k , the predicted maximum output impedance of the test current driver in Fig. 10 is 2 M (note in Fig. 10 there are two transconductor outputs in parallel). Since the effect of is minimized by the phase compensation, the measured output impedance of the current driver (obtained using the method described in [17] ) was essentially constant over the measured frequency range of 100 kHz to 5 MHz (measured at spot frequencies of 100 kHz, 500 kHz, 1 MHz, 2 MHz and 5 MHz). Its mean value was 1.1 M with an accuracy of %. The spread is due to the practical difficulty in measuring very small differences between two large numbers with the available test equipment. Note that for circuit topologies such as in [17] the effect of associated parasitic capacitance is not automatically minimized. 
V. MULTIFREQUENCY CIRCUIT
A. Circuit Design
Multifrequency currents can be generated by adding extra Idrive blocks as shown in Fig. 14 , each operating at a different frequency. The summed currents flow through and . Each block selects its current component frequency in and provides appropriate feedback. In this way each Idrive block compensates for any phase delays at its stated frequency. Note that the integrators in each block must adequately attenuate any signals caused by frequency differences between blocks. For example the first multipliers of Idrive- (  Fig. 6 ) will have a component at their outputs which must be suitably attenuated by the integrators.
B. Experimental Dual-Frequency Results
Two Idrive blocks each using the circuit of Fig. 6 with frequencies 1 MHz and 5 MHz, (chosen to emphasize the effect of phase delay) were connected as in Fig. 14. Fig. 15 shows the FFTs of the voltage across and the compensation obtained. The spectrum analyzer was Agilent E4411B. The transconductor currents are added halving the output resistance (the currents could be added before the final stage so that a high output resistance (Fig. 6) is maintained) . In Fig. 15(b) due to phase delay at 5 MHz the uncompensated amplitude of the measured current is 2.9 dB higher than that at 1 MHz. In Fig. 15(c) the difference has been reduced to 0.3 dB as a result of phase compensation. The compensation performance is not affected when operating with dual (or more) frequencies.
VI. DISCUSSION
The circuit examined is particularly suitable for higher frequency integrated circuit applications. Although discrete circuits were used to demonstrate the operation for both single and dual frequency current drivers, the relative complexity of the circuits and the need for well-matched transconductors favors an integrated circuit design. The high frequency performance is isolated from the stability of the feedback. The loop gain is a combination of the dc amplifier and the ac transconductor gain. The balance of gains between the two can take account of the different design demands of the dc amplifier and the high frequency transconductor.
The low frequency, low pass filter necessary for integration and suppression of harmonics results in a relatively high operational low frequency limit and a slow transient response compared with the linear current generator (Fig. 1) . However, the peaking of the at high frequencies caused by low phase margin in the linear feedback circuit does not occur in the proposed current driver. In multifrequency applications there is a minimum frequency difference allowed which is dictated by the low pass filter in the ac-dc function.
In simulation phase cancellation is shown to be almost complete over frequencies to above the pole frequencies of the transconductors and . For frequencies near the pole frequencies in the discrete circuit tests, while still producing appreciable phase reduction, the phase cancellation is less than the simulation results. Simulation suggests that this is due to parasitic capacitances (e.g., in Fig. 9 ) as a result of the discrete nature of the circuit and mismatch of the value of the transconductors and (Fig. 10) . When designing an integrated circuit version these limitations will be further explored.
The circuit relies on an accurate ac-dc converter. In the discrete proof of concept version the multiplier used in the conversion is analog (AD835). For accurate conversion the multipliers and (Fig. 6 ) in the ac-dc converter must have very low phase difference (e.g., ) between their two sinusoidal inputs. This is conveniently provided by the added compensation circuit. A switched multiplier version in an integrated circuit can provide suitable rectification without the dc offsets and gain errors expected in an analog multiplier. A second component of the ac-dc converter is the provision of a low frequency pole to provide the integration. Shown as a separate component to the dc amplifier in Fig. 2 the low frequency pole (and any second pole) can be a part of the dc amplifier design. In an integrated circuit implementation the design must take into consideration the minimization of dc offsets (e.g., by the use of chopping or autozeroing [20] ). For example, in Fig. 10 using a 200 sense resistor , a 10 V input dc offset in the dc amplifier is equivalent to V, and will generate an ac current error of 0.1 A amplitude. In the discrete component design the dc offsets were trimmed out. . The absolute value of a resistor fabricated in an integrated circuit is inaccurate [21] . By replacing the (dc) voltage control with a (dc) current control through an on-chip resistor whose value is matched to the sense resistor , the sinusoidal output current is related to the dc control current with the much superior matching between resistors on chip. At high frequencies the output impedance of the linear feedback circuit is an equivalent capacitance caused by the low frequency dominant pole (4). In the proposed circuit it is the high frequency pole of the output transconductor (Fig. 2) which is relevant and the resulting equivalent capacitance is very small (however, there will still be stray capacitance (Fig. 9) which cannot be ignored).
The variation of the loop gain of the transconductors (e.g., due to power supply variations) is a function of the value of . Provided the loop gain is high this variation will be small in negative feedback. In this test discrete design the power supply was regulated. Table I provides a comparison with previous work. The discrete implementation of the proposed current driver features a wide bandwidth (100 kHz to 5 MHz) and a large, constant (1.1 M ) output impedance due to the introduction of the phase compensation. From (4) the output impedance can be increased by: i) increasing the loop gain, ii) increasing the output resistance of the transconductors and (Fig. 6) , and iii) summing the output of the multipliers and , enabling the use a single transconductor.
VII. CONCLUSION
An alternative sinusoidal current driver circuit suitable for bioimpedance measurement applications has been described. It can provide current outputs with low phase error for frequencies near the pole frequency of the transconductor, thus extending the upper frequency operational limit of the current driver. Measurements on a test version using discrete components show that for a 4 phase delay (from an uncompensated phase delay of 25 ) there is an increase in bandwidth of a factor of about six. Multifrequency currents can be generated where each individual frequency is phase corrected. While a discrete version of the circuit has demonstrated the proof of concept, the circuit is more suited to an integrated circuit design due to its complexity. Future work will focus on an integrated circuit implementation of the alternative current driver. In 2012, she joined the Analog and Biomedical Electronics Group in the Department of Electronic and Electrical Engineering at University College London (UCL), London, U.K., where she is working toward the Ph.D. degree in the area of biompedance spectroscopy. Her research interests are in the area of analog integrated circuit design for biomedical applications, including wideband ac current drivers and electrical impedance spectroscopy systems.
